Questions about this topic? Sign up to ask in the talk tab.
Difference between revisions of "DEP"
From NetSec
GertieUbpgdd (Talk | contribs) |
|||
| (2 intermediate revisions by one other user not shown) | |||
| Line 1: | Line 1: | ||
| − | <b>D</b>ata <b>E</b>xecution <b>P</b>revention. | + | <b>D</b>ata <b>E</b>xecution <b>P</b>revention is a hardware-layer feature provided by modern [[instruction set architecture]]s. On Intel CPU's, this is called the '''NX bit''', and on AMD CPU's, this is called the '''XD bit'''. These bits provide the [[assembly]] instructions '''jno''' and '''jo''', ''jump if no overflow'' and ''jump if overflow'', respectively. |
| + | |||
| + | |||
| + | |||
| + | |||
| + | |||
| + | |||
| + | |||
| + | |||
| + | <includeonly> | ||
Microsoft's Windows XP SP2 Operating System was Microsoft's first real attempt at data execution prevention. While the attempt was in fact a feeble one, it laid the ground work for later innovations, for example [[ASLR]], or [[ASLR|Address Space Layout Randomization]] employed by Microsoft's Windows Vista Operating System. | Microsoft's Windows XP SP2 Operating System was Microsoft's first real attempt at data execution prevention. While the attempt was in fact a feeble one, it laid the ground work for later innovations, for example [[ASLR]], or [[ASLR|Address Space Layout Randomization]] employed by Microsoft's Windows Vista Operating System. | ||
| Line 28: | Line 37: | ||
{{countermeasures}} | {{countermeasures}} | ||
| + | </includeonly> | ||
Latest revision as of 04:40, 19 November 2012
Data Execution Prevention is a hardware-layer feature provided by modern instruction set architectures. On Intel CPU's, this is called the NX bit, and on AMD CPU's, this is called the XD bit. These bits provide the assembly instructions jno and jo, jump if no overflow and jump if overflow, respectively.
