Questions about this topic? Sign up to ask in the talk tab.

Instruction set architecture

From NetSec
Revision as of 15:24, 12 November 2012 by LashawnSeccombe (Talk | contribs) (Created page with "An instruction set architecture (ISA) represents the connection between opcodes (hexadecimal or binary instructions) and the processor's hardware. It can also be used to...")

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

An instruction set architecture (ISA) represents the connection between opcodes (hexadecimal or binary instructions) and the processor's hardware. It can also be used to describe the cpu register collection available or other processor characteristics.


Common ISAs include, but are not limited to:

  • x86
  • x86_64/amd64
  • PowerPC
  • ARM
  • CBEA
Retrieved from "http://nets.ec/index.php?title=Instruction_set_architecture&oldid=9631"